Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

SPI Slave and Timing Constraints

I am currently working on a project where we are using a MAX II EPM570-C5N. I am currently working in Quartus on compiling my HDL and fitting it to the part. While working with my constraints, I ha...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

The set_input_delay command has a -clock_fall option which specifies a falling edge launch. Similarly set_output_delay -clock_fall specifies a falling edge latch. These may be used with a virtual -clock.