Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

SOPC error "cpu1/instruction_master: Base Address for sysid conflicts with jtag_uart"

I use SOPC to bulid a multiple processors system. But if I use DDR SDRAM as PSC A2S56D40CTP-G5 and generate. Then there are some errors about "Error: cpu1/instruction_master: Base Address for p...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

I set local interface clock frequency as "full" instead "half". The errors are not occured longer.