Simulation Results Always Show Don't Care?

Hello All, I am very new at digital design and am learning on an Altera DE2-70 using VHDL. I have the following code snippet which always shows "Don't Care (XXX)" for the simulation results (cl...