Forum Discussion
Altera_Forum
Honored Contributor
9 years agoYou will need to covert every design file, and then compile all of the VHDL files
Much easier to design in VHDl in the first place...You will need to covert every design file, and then compile all of the VHDL files
Much easier to design in VHDl in the first place...