Forum Discussion
Altera_Forum
Honored Contributor
16 years agoThanks everybody for your opinions.
Just a comment to Amilcar: It seems that you are referring to Verilog95 and not to the current version Verilog2001. In Verilog 2001 it is possible to declare ports and data types at once! ... or am I wrong? Marco