Forum Discussion
Altera_Forum
Honored Contributor
16 years agothat's funny, all the Verilog people tell me VHDL is a lot more verbose than Verilog.
you can also do a post-map simulation rather than post-fit using an output HDL netlist into ModelSim, but as Tricky said its more of a workaround than a way forward.