simulation error

im a newbie in quartus II.i tried to simulate the full adder in verilog hdl but it seems cant work!!when i tried to compile the files, there's no error but have a few warnings. but when it comes f...