Forum Discussion
Altera_Forum
Honored Contributor
12 years agoI found that the problem is due to the new On-Chip RAM, that has 2 reset inputs: if you want to manage thus problem you have to put a clock source and connect reset_out and clk_out of the clock source to the RAM and then export the clock_source clock and reset inputs