Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorsigned integer to std_logic_vector and vise versa
Hello Altera people ! I have two questions : 1 // I need to read a signed integer and compare it in vhdl ! Knowing that the output is std_logic (either vector or simple). how to do it ? wh...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- use ieee.numeric_std.all; signal slv : std_logic_vector(10 downto 0); signal uns : signed(10 downto 0); uns <= SIGNED(slv); --- Quote End --- This is my favorite graphic on VHDL conversions: http://www.bitweenie.com/listings/vhdl-type-conversion/
