SignalTap: Start Rapid Recompile to continue

Question

Hi,

Why does the signal tap file not let me change the trigger condition? Every time I change the trigger condition, the signal tap says Start Rapid Recompile to continue. The nodes that I am trying to trigger on are all there. The lock mode is set to "Allow all changes" I am not sure why this occurs.

altera_forum · Answer

If you don't want to recompile it each time you make a change I suggest you change the lock mode to "Allow trigger condition changes only". That way it'll only allow you to make changes that won't make changes to the design, requiring a recompile.

Refer to Quartus' signaltap setup help page (http://quartushelp.altera.com/14.1/mergedprojects/program/ela/ela_tab_setup.htm) for some more detail.

Cheers,

Alex

Forum Discussion

SignalTap: Start Rapid Recompile to continue

1 Reply

Recent Discussions

Failing IO buffer

QSYS 25.3pro failed to generate VHDL simulation files for altera_remote_update_core

Fitter stalls on "Advanced Physical Optimization" on Windows 10

EDA_MAINTAIN_DESIGN_HIERARCHY obsolete?

Problem with wire level expressions in platform designer quartus pro 25.1