Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorSignal Tap Problem: Some signals have jitter
Dear all, I have a 100 Mhz 32 bit width FIFO master interface working on an Cyclone V Altera FPGA. The 100 Mhz fifoclk comes from a connected USB 3.0 interface, which acts as a bridge between the ...
Altera_ForumHonored Contributor
Honored ContributorThere is no need to drag in Shannon ...
Just use the 100 MHz USB clock as the clock of your SignalTap system.
