SGDMA Write Master FIFO

The DMA might have been accepting data before you started it up. I forget what the initial state of the ready signal of the ST port but if it's asserted and your own core was feeding data into it before you told the DMA to start writing then I would expect the FIFO to fill up. It's hard to tell what will be happening at the memory from the FIFOs alone though.