Forum Discussion

Chris039's avatar
Chris039
Icon for Occasional Contributor rankOccasional Contributor
3 years ago
Solved

Setup failed for altera_reserved_tdo

The path below failed the setup timing. The sdc are from the template. How to fix this setup violation? I am using Quartus Pro 22.3
  • SyafieqS's avatar
    3 years ago

    Hello Chris,


    In the jtag constraint look for

    proc set_tck_timing_spec { } {

    # USB Blaster 1 uses 6 MHz clock = 166.666 ns period

    set ub1_t_period 166.666

    # USB Blaster 2 uses 24 MHz clock = 41.666 ns period

    set ub2_default_t_period 41.666

    # USB Blaster 2 running at 16 MHz clock safe mode = 62.5 ns period

    set ub2_safe_t_period 62.5


    In snipper above,you may comment 16MHz and 24Mhz, and

    set tck_t_period $ub2_default_t_period


    change the $ub2_default_t_period --> ub1_t_period