Altera_ForumHonored Contributor18 years agoSetting the I/O bank voltage I'm hoping some kind soul can help me out here. I'm trying to build the reference design (originally built with Q-II 7.1) that came with my LPRP board. One of the problems is that Quartus II 7....Show More
Altera_ForumHonored Contributor18 years agoBlimey that was it! I dare say, Quartus' could have been more helpful here. Thanks Skravats
Recent Discussionsstarting to learn FPGAsqsys-generate outputs Info as ErrorTiming analysis - long combinational pathQuartus Prime Lite 25.1 License Error - "Unable to checkout a license" (SALT_LICENSE_SERVER)Regarding the issue of UFM not starting