Set false path in VHDL file instead of .sdc file

Hi everyone, I was wondering if it is possible to set a "false path" attribute in VHDL instead of doing it in the .sdc file? I know it was possible with Xilinx, you could add a "TIG" attri...