Altera_Forum
Honored Contributor
18 years agoSerial in, Parallel out
Hi.. I have very basic question.I am sorry but i could not able to solve it so i m posting here. In my project, I have clk:in bit; SI : in std_logic; ...