Sequential output of FSM in Verilog

Hi, I did a little experiment in Verilog as I set up a simple FSM and generate sequential output using the following code: always@(posedge clk) begin case(state) st5:begin ...