Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Second opinion on timequest constraints

Hi, I was constraining an interface between a stratix II device and a digital to analog converter. Trying to close timing gave me quite a few problems. I now have a timing report free of warnings ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Thanks again, Rysc, for your clear explanation. I looked again at the example I mentioned - a project I inherited. The designer used

set_multicycle_path -setup -start -from [get_clocks clk_a] -to [get_clocks get_clocks clk_b] 2

set_multicycle_path -hold -start -from [get_clocks clk_a] -to [get_clocks get_clocks clk_b] 2

I did could not figure it out at the time, and worked around it with handshaking instead. Perhaps you see some sense it which I could not.