Altera_ForumHonored Contributor12 years agoSDC set_input_delay and set_output_delay constraints Hello, I'm new to TimeQuest / SDC commands. In my design I've got an external Ethernet switch device that is sourcing a dedicated clock signal to drive data into an FPGA. The switch device al...Show More
Recent DiscussionsQuartus crashes on long carry chain in Agilex 5 FPGAsMailbox Client IP - SEND_CERTIFICATE command through FPGA fabricQuartus did not startQuartusPro25.3 STA Erroragilex7 ram back-annotation