Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributor[SDC] Input/Output delay for All ports -> script writing
Hi All, How can I create the timing constraints (set_input/output_delay) for all ports (excepting clocks and reset ports)? Let's say the design has the following clocks: clk0, clk1, clk2 ...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- If run from a script, then the following are necessary: create_timing_netlist read_sdc update_timing_netlist --- Quote End --- Why this order? Intuitively I'd do it in this order: read_sdc create_timing_netlist Why this order will not work?
