Forum Discussion
Altera_Forum
Honored Contributor
8 years ago[SDC] Input/Output delay for All ports -> script writing
Hi All, How can I create the timing constraints (set_input/output_delay) for all ports (excepting clocks and reset ports)? Let's say the design has the following clocks: clk0, clk1, clk2 ...
Altera_Forum
Honored Contributor
8 years agoWhen I run the get_ports out* command from Quartus console, I'm receiving the following errors?
Error:ERROR: Quartus Prime Tcl command "get_ports" is only available for use in the following executables:
Error: quartus_fit
Error: quartus_sta
Error: while executing
Error: get_ports out*
Why? How to fix?