Forum Discussion

amildm's avatar
amildm
Icon for Contributor rankContributor
3 years ago

SDC files -> when used?

Hi All, When SDC file used in the Quartus Compilation Flow? As for my understanding, they are used: - during the logic synthesis phase (timing/constraints-driven synthesis) - during the logic...
sstrell's avatar
sstrell
Icon for Super Contributor rankSuper Contributor
3 years ago

Yes, yes, yes, and yes. Unless there's something in the file to have it not use a constraint (like an over constraint that should not be used during timing analysis), the same files are used throughout.

  • amildm's avatar
    amildm
    Icon for Contributor rankContributor
    3 years ago

    How is it possible to distinguish between the regular and over-constraints? Is there any argument, which should be used with the over-constraints, that tell the tool do not use it during the timing analysis?