amildmContributor3 years agoSDC directives in HDL Hi All, Is it possible to add the SDC directives (e.g. set_false_path) directly in HDL? Thank you!
FvMSuper Contributor3 years agoIn addition, I found a copy of an old Altera Solution that's no longer available.How do I embed timing constraints in my HDL file.pdf38 KB
Recent DiscussionsCould not link 'vsim_auto_compile.dll' error troubleshooting.Questa Sim on Windows - linking to external LIBSolvedQuartus did not startFIR IP configured for InterpolationQuartus crashes on long carry chain in Agilex 5 FPGAs