Forum Discussion

amildm's avatar
amildm
Icon for Contributor rankContributor
3 years ago

SDC directives in HDL

Hi All, Is it possible to add the SDC directives (e.g. set_false_path) directly in HDL? Thank you!
FvM's avatar
FvM
Icon for Super Contributor rankSuper Contributor
3 years ago

There's different syntax for Verilog-1995 and Verilog-2001/SystemVerilog. The latter places the attribute before the module declaration. Please review the user manual.