Script or Tool in Quartus 18.1 to Extract RTL File List for Xcelium

Hi, Hello, I am working with Quartus Prime Standard 18.1 and need to generate a file (rtl_files.f) containing all VHDL and Verilog source files used in my Quartus project. This file will be used as...