Altera_ForumHonored Contributor12 years agoSchematic highs and lows Are there any simple ways to force a schematic signal to logic HIGH other than tying it to VCC symbol? How about forcing a logic LOW other than tying to a GND symbol?
Recent DiscussionsAutomatically added negative node for TDS output doesn't work with Agilex 5Design Space Explorer - *** Fatal Error: Access Violation at 0X000000001E19EB30Tensor block usageError (169008): Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N[1]Highlight similar instances of a selected word fails when scrollingSolved