--- Quote Start ---
I do not agree, again, with Tricky's view. A well crafted schematic shows the data- and control- flow in his 'large' design, where now that view only exists in his mind. HDLs may be standardised text, but try reading a large text design ... it may take days before you understand what the hell is going on! Of course here you can resort to RTL-viewer but that is only half-baked in comparison to a proper drafted schematic.
Of course one doesn't use schematic design to build the lowest-level (no belittling intended here) building elements like FIR filters, etc. Because here the HDLs are at their best.
--- Quote End ---
Actually, When I wrote my post I was from the POV of someone who implements FIRs, downsamplers etc. I HATE implementing individual bits with schematics. connecting individual registers and logic gates is a waste of time. This is what I think Simknutt is trying to talk about, rather than higher level connections.
But when it comes to higher up the hierarchy I can see the advantages. Im just limited to HDLs so I can actually simulate a connected design. I will often create a document of the basic layout schematic though so others can try and see the layout - be it either something I draw or the existing simulink model.
Honored Contributor
