S-parameter model of the power delivery network in Quartus functional simulation

FPGA reset is a bit more of a basic issue than increased IO jitter. Most likely the core supply falls below the POR trip point. I believe it's more likely caused by a not correctly operating voltage regulator than wrongly placed or insufficient bypass capacitors, but the difference should be obvious when looking at the "noise" waveform.