S-parameter model of the power delivery network in Quartus functional simulation

Thank you Daixiwen. Do you or anyone else know if 5% power noise is also used when generating the timing models for logic blocks or only as max acceptable value at the package pin on the PCB? I am thinking the logic cells may see different noise than what we measure.