Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Running into infinite loop problems

I'm relatively new to Quartus and I'm trying to define a latch with three outputs and the following properties: L M | Q(t+1) | R(t+1) | S(t+1) ------------------------------ 0 0 | S(t) ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

I went ahead and synthesized your code. The "User-Specified and Inferred Latches" table in the compilation report says that the latches are free of timing hazards, so at least the latch synthesis was OK. It's still preferred to use clocked registers instead of latches whenever possible as previous posters said.