Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

ROM is uninferred because MIF is not supported for the family.

I'm using Quartus Prime Lite 16.1 with a MAX 10 FPGA devel kit. I used the Insert Temlplate -> VHDL -> Full Designs -> RAMs and ROM's -> Dual-Port ROM to generate a sample VHDL code that ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

The RTL viewer is based directly off of your RTL code, not what the Fitter selects, so to verify that a block memory was used, you'd look at the Technology Map Viewer (Post-Fitting) instead.

Maybe you could post your code to see what may be going on here.

Steve