Forum Discussion

Niv_Amsalem's avatar
Niv_Amsalem
Icon for New Contributor rankNew Contributor
3 years ago

Rom implementation on Quartus

Hi All, i am working on a project with Stratix 10 Device. i have tried to implement System Verilog Rom (not as IP) in my design. the problem is that some ROM's Quartus translate correctly as a ...
SyafieqS's avatar
SyafieqS
Icon for Super Contributor rankSuper Contributor
3 years ago

May I know if there is any update from previous reply?

As the snippet you posted is different from the Quartus template


Niv_Amsalem's avatar
Niv_Amsalem
Icon for New Contributor rankNew Contributor
3 years ago

Hi,

i suspect that the Synplify Premier in the Mapping stage determine if it's implemented as Registers or not.

so it's under investigation.

i will update once i will have an answer.

Thanks

Niv.