RISC 16 sequential implementation in vhdl

I am working now on implementing a 16 bit RISC CPU in VHDL, the instruction set consists of 8 instructions 16 bits each. the architecture of the data path and instruction flow is attached , i need...