Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

RISC 16 sequential implementation in vhdl

I am working now on implementing a 16 bit RISC CPU in VHDL, the instruction set consists of 8 instructions 16 bits each. the architecture of the data path and instruction flow is attached , i need...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Hi,

actually I do not understand what you really want to do and how you want us to help you. What I understand is that you want to code your own CPU in VHDL. I can point you to a general idea of a processor, which is part of the Altera University Program Labs. You find the instruction of that Lab here: https://www.altera.com/support/training/university/materials-lab-exercises.html#digital-logic-exercises

The labs are called: Lab 9 - A Simple Processor and Lab 10 - An Enhanced Processor.

I hope that helps, but again I am not sure what you are doing.