RGMII timing violation despite of false path

Hello, I'm constraining a double data rate RGMII input interface. For reference - I'm using page 15 in this document: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/a...