Forum Discussion
Altera_Forum
Honored Contributor
17 years ago --- Quote Start --- You can also try the synthesis keep and synthesis preserve directives in your HDL code. This should instruct the compiler not to remove them. --- Quote End --- I can push the logic through Synplify synthesis with no problem, as can be verified from the .vqm. As for constraints to protect it from there on, once it's inside Quartus, nothing that I tried seemed to work. --- Quote Start --- Brad's suggestion in general should work. You would also need to assignments for the other compiler options that remove unused logic. --- Quote End --- I set up the following through the Assignment Editor, but it didn't prevent the removal: set_instance_assignment -name PRESERVE_FANOUT_FREE_NODE ON -to "test_block:stub" If that's not what I should have been writing, or if you can recommend something else, I'm all ears.