Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Restricted Fmax

Hello. I am using Quartus II v13sp1 WebEdition. Synthesis is performed for FPGA Cyclone II. 1) As a result of simulation of any projects (both simple and complex) with the clock frequency ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Restricted Fmax isn't what the achievable clock frequency is. It is based on hardware limitations, such as IO pin speeds.

Timequest will tell you the actually achievable Fmax for each timing corner - which is based on your design, speed grade, device family.