Altera_Forum
Honored Contributor
12 years agoReset Polarity in QSYS
Hi,
how can I manage different reset polarities in QSys? I have some blocks (PIO) that need reset_n and some blocks (DMA, RAM, custom) that need reset. Is there a block that negates reset logic? I'm asking that becauyse I've started a project from the PCI_Express_in_Qsys_Example_Designs found in the Altera Wiki. It uses DMA and other logics which have a positive reset polarity but I have added some blocks that use negative edge (PIO). I've also added the Jtag-to-Avalon Master for debug purposes and when I try to access the Avalon bus it tells me that the channel is busy after waiting for 60 seconds. I've tried jtag_debug_sample_reset and returns "1". Now with reset at "1" a lot of peripherals are in reset state and I think that's the cause about the problem. How can I manage it? Thanks Luca