Altera_ForumHonored Contributor10 years agoRequest for help in VHDL troubleshooting Hi all, I am a new to programming of VHDL to FPGA. Recently tried experimenting with a code from a book and during simulation, it was functioning perfectly. However after i programmed into...Show Morepin assignment.jpg255 KB
Altera_ForumHonored Contributor10 years agoYour diagram shows that the reset signal is constant '1' - why?
Recent DiscussionsCompilation error due to LPDDR5 I/O standard settingQuartus did not startQuartus Prim Pro: "Fatal Error: Segment Violation, Access Violation"Issues with downloadingError (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10