Altera_ForumHonored Contributor14 years agoreport timing with Tcl in QuartusII 11.0 Hi: I'm trying to report timing with Tcl in QuartusII, first I open a project and constraint the clock about 125MHz, after compile the project, I want to see the actual fmax, I use Tcl to repor...Show More
Altera_ForumHonored Contributor14 years agoThe get_timing_analysis_summary_results can only be used with the Classic Timing Analyzer.
Recent Discussionshow to reduce clock skew between synchronous clockDuplicate_hierarchy_depth / duplicate_registerQuartus - Users getting license Notification with new license appliedQuartus messages web search goes to IntelIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?