Altera_Forum
Honored Contributor
Honored ContributorReg and Wire
What is the diffrence between Verilog reg and wire? Example: wire abs_select_high;
reg int2_d;
Forum Discussion
Altera_ForumHonored Contributor
Honored Contributorreg is registerd wire isn't.
Wire can't hold a value, only connect regs