Recovery timing errors using clock crossing bridge

I am using a Cyc III/Nios II with the DDR SDRAM HP controller in half rate mode. The controller in half rate mode (to support my SDRAM CAS latency of 2 or 2.5) creates three clocks - the sysclk, auxf...