Forum Discussion
Altera_Forum
Honored Contributor
17 years agoThanks again. I guess I won't be able to evaluate the effect of shifting data phase until I test the hardware implementation.
I'll try out the design using one external PLL in the Cyclone III starter kit that provides all the clocks and some logic to sync with the data stream along with an instantiation of ALTLVDS.