Altera_Forum
Honored Contributor
12 years agoreal in vhdl
hi all i want to ask a question and i don't know if it possible in vhdl or how to make it. if i have an eqution such as x= m(a)+a*max(a)+b*sd_d(a) and the values of a and b is as a=1...