Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Rapid compilation ignores post-fitting netlists and recompiles everything again

Hi! I am currently working with Cyclone V SoC and compilation time of my project is about 8 min long. My design includes HPS and some simple entities (7 segment driver for example). As I make some ch...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

If you only have "some simple entities" and you're making changes "in mentioned entities", Quartus is going to have to recompile them.

However, 8 minutes doesn't sound like very long to me. Even the smallest parts take 3-4 minutes on a quick machine. So, I'm not sure what sort of reduction in time you're hoping for.

When your compile time are nearer, or over, an hour then partitioning can come into its own.

Cheers,

Alex