Altera_ForumHonored Contributor12 years agoQuirkiness with avalon PLL areset in Qsys I spent a bunch of time fighting with this issue so I thought i would share. I am using Quartus 13.0sp1 and Bemicro SDK development hardware trying to make a simple nios ii system work. ...Show More
Altera_ForumHonored Contributor12 years agoCorrection to my post above. The areset line needs to be tied low, not high. Sorry.
Recent DiscussionsQuartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SGIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?Timing analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_register