Altera_ForumHonored Contributor9 years agoQuestion about True Dual Port RAM Hello, I'am using True dual port ram one port for write and the other one for read. When i change the content of an address i get the output on the read port delayed by two cycles. ...Show More
Altera_ForumHonored Contributor9 years agoI tried too but i don't know why there's a cycle where i get a zero as output
Recent DiscussionsQuartus Lite 23.1 MAX 10 EncryptionHow to fix Error(23782): Failed to find an expected reportSolvedMailbox Client IP - SEND_CERTIFICATE command through FPGA fabricQuartus Prime license rehosted, unable to runFailed to run ip-setup-simulation: