Altera_ForumHonored Contributor9 years agoQuestion about True Dual Port RAM Hello, I'am using True dual port ram one port for write and the other one for read. When i change the content of an address i get the output on the read port delayed by two cycles. ...Show More
Altera_ForumHonored Contributor9 years agoI tried too but i don't know why there's a cycle where i get a zero as output
Recent Discussionsrecovery timing issueerror in JTAG server (error code 35) and autodetect (unable to scan device chain) Quartus 18.1Quartus/Signaltap complains about wrong versionLicense issueNo access to the Self Service Licensing Center (SSLC)