Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Question about Synthesis and fitter

Hi there, I'm confused about what the Synthesis and Fitter process do. Synthesis converts the HDL codes into gate-level netlist and Fitter is the step which maps the netlist to the LUT or regis...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

--- Quote Start ---

Yes you are nearly right.

Quartus synthesis shows you a report of an estimation of logic resources needed by your design. The synthesis doesn't care of target device (I think).

The fitter/mapper will show the TRUE resources employed. The fitter targets a specified device (EP2C8...).

--- Quote End ---

Thank for you reply

That is to say, the Synthesis process in Quartus also does the "mapping" job (say some mapping algorithm calculate the LUT ......) ?