Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

QuartusII Error Message, ask for help, Thanks!

Hi, everyone. Thanks for reading and kindly help me! I am using QuartusII +Stratix to try to build up a circuit. In the verilog code, I used "generate" function to generate N identical parallel sub-modules. It works fine if N is 128, however, if I increase the N to 256 or 512, the following error message appear when doing Analysis&Elaboration:

error: number of system-level debug node instances in your project exceeds 255 while analyzing, sld_mod_ram_rom

Could you help me find out how to solve this problem? I think usually QuartusII can create more than 255 sub-modules, right? So how can I reduce the "Number of system-level debug node instances in your project " while still increase the number N? Or is there any other way to solve this problem?

It is really appreciated for your kind help! Thanks. :)

3 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    sounds like the module includes the hooks for In System Memory Editor, which looks like it has a limit on how many nodes it has

    try disabling the memory editor on any RAM instances
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    Yes, it seems this is the problem. Thank you very much for your kind help! :):)

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    Hi, thepancake,

    Thank you so much for your reply. The reason that my module includes the hooks for In System Memory Editor is that I want to use the In-System Memory Editor to set all the contents of the N identical sub-circuits' own ROM's content as random values. Since I need as more as such identical circuits as possible to do parallel computing, the only way I can came up with is use the "generate" function which looks like a "for" loop, with the number N sub-circuits I want to generate. Since the N sub-circuits have their own ROM, which need to be initialized to different random values. However if I use the megafunction to create the RAM, when initialize the mega-ROM with random values, after compiling, all the N ROMs have the same random values set, which is not what I want. So I used the In System Memory Editor to manually create random values for each ROM when the circuit is running. Since as you indicated, it can only support at most 255 system-level debug node, this method seems can not work to initialize all the ROMs with different random values.

    So, could you be kind enough to give me some precious suggestions on how to do this? It is really appreciated for your help!