Quartus synthesis'result and RTL function are mismatch

Hi,All I using one design using system verilog and compile this design on Quartus 12.1 And I got the gate level netlist which functionality are not the same with RTL. And then I do s...